Floating-Gate MOS Synapse Transistors by Diorio, Chris et al.
14 FLOATING-GATE MOS SYNAPSE 
TRANSISTORS 
Chris Diorio, Paul Hasler, Bradley A. Minch, And Carver Mead 
14.1 INTRODUCTION 
Physics of Computation Laboratory, 
California Institute of Technology, 
Pasadena , CA 91125 , USA 
chris©pcmp.caltech.edu 
Our goal is to develop silicon learning systems. One impediment to achieving 
this goal has been the lack of a simple circuit element combining nonvolatile 
analog memory storage with locally computed memory updates. Existing cir-
cuits [63, 132] typically are large and complex; the nonvolatile floating-gate de-
vices, such as EEP ROM transistors. typically are optimized for binary-valued 
storage [17], and do not compute their own memory updates. Although floating-
gate transistors can provide nonvolatile analog storage [1, 15], because writing 
the memory entails the difficult process of moving electrons through Si02 , these 
devices have not seen wide use as memory elements in silicon learning systems. 
We have fabricated synapse transistors that not only possess nonvolatile ana-
log storage, and compute locally their own memory updates, but also permit 
simultaneous memory reading and writing, and compute locally the product 
of their stored memory value and the applied input. To ensure nonvolatile 
storage, we employ standard floating-gate MOS technology, but we adapt the 
physical processes that write the memory to perform a local learning function. 
Although the Si02 electron transport still is difficult, and does require high 
voltages, because our devices integrate both memory storage and local compu-
tation within a single device, we expect them to find wide application iil silicon 
learning systems. 
We call our devices synapse transistors because, like neural synapses [11], 
they compute the product of their stored analog memory and the applied in-
put. Also like neural synapses, they can learn from the input signal, without 
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interrupting the ongoing computation. Although we do not believe that a sin-
gle device can model the complex behavior of a neural synapse completely, our 
single-transistor synapses do implement a learning function. With them, we in-
tend to build autonomous learning systems in which both the system outputs, 
and the memory updates, are computed locally and in parallel. 
We have described previously [6, 60, 28] the four-terminal nFET synapse 
discussed here. We have also described an analog memory cell that employs 
the nFET device [5], and an autozeroing amplifier that employs the pFET 
device [12] . We here present the four-terminal nFET synapse in greater detail 
than we did previously, and for the first time present the four-terminal pFET 
synapse. We have also described previously a three-terminal nFET synapse [7]. 
Although the four-terminal synapses require slightly more layout area than does 
this three-terminal device, the additional terminal gives us greater control over 
the write and erase processes. 
14.2 THE SYNAPSES 
The nFET and pFET synapses each possess a polyl floating gate. a poly2 
control gate. and an n-well tunneling implant. Both synapses use hot-electron 
injection [23] to add electrons to their floating gates, and Fowler-Nordheim 
(F r) tunneling [16] to remove the electrons. The nFET synapse differs from 
a conventional n-type MOSFET in its use of a moderately doped channel im-
plant. This implant facilitates hot-electron injection. The pFET synapse, by 
contrast, achieves a sufficient hot-electron gate current using a conventional 
p-type MOSFET; no special channel implant is required. We fabricated both 
synapses in the 2µm n-well Orbit BiCMOS process available from MOSIS. 
In both synapses, the memory is stored as floating-gate charge. Either chan-
nel current or channel conductance can be selected as the synapse output. 
Inputs typically are applied to the poly2 control gate, which couples capaci-
tively to the polyl floating gate. From the control gate's perspective, altering 
the floating-gate charge shifts the transistor's threshold voltage vt, enabling 
the synapse output to vary despite a fixed-amplitude control-gate input. 
We typically operate the synapses in their subthreshold regime (18], and 
select either drain current or source current as the synapse output. We choose 
subthreshold operation for three reasons. First, the power consumption of 
a subthreshold MOSFET typically is less than lµW. Second, because the 
channel current in a subthreshold MOSFET is an exponential function of the 
gate voltage, only small quantities of oxide charge are required for learning. 
Third, the synapse output is the product of a stored weight and the applied 
input: 
(14.1) 
where Is is the synapse's source current, I0 is the pre-exponential current, K. is 
the coupling coefficient from the floating gate to the channel, Q19 is the floating-
gate charge, Cr is the total capacitance seen by the floating gate, Ut is the 
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thermal voltage kT/q, Gin is the input (polyl to poly2) coupling capacitance, 
Vin is the control-gate input voltage, Qr = CrUt/K,, K,1 = /\,Gin / Cr, W = 
exp(Q19 /Qr), and, for simplicity, the source potential is assumed to be ground 
(Vs= 0). 
The synapse weight W is a learned quantity: Its value derives from the 
floating-gate charge, which can change with synapse use. The synapse output 
is the product of Wand the source current of an idealized MOSFET that has 
a control-gate input Vin and a coupling coefficient K,1 from the control gate to 
the channel. 
Because the tunneling and injection gate currents vary with the synapse 
terminal voltages and channel current, W varies with the terminal voltages, 
which are imposed on the device, and with the channel current, which is the 
synapse output. Consequently, the synapses exhibit a type of learning by which 
their future output depends on both the applied input and the present output. 
14.2.l The nFET Synapse 
Top and side views of the nFET synapse are shown in Fig. 14.1. Its principal 
features are the following: 
• Electrons tunnel from the floating gate to the tunneling implant through 
the 350A gate oxide. High voltages applied to the tunneling implant pro-
vide the oxide electric field required for tunneling. To prevent breakdO\vn 
of the reverse-biased pn junction from the substrate to t he tunneling im-
plant, we surround the n+ tunneling implant with a lightly doped n-
well. Tunneling removes electrons from the floating gate, increasing the 
synapse weight W. 
• Electron tunneling is enhanced where the polyl floating gate overlaps 
the heavily doped well contact, for two reasons. First, the gate cannot 
deplete the n+ contact, whereas it does deplete the n- well. Thus, the 
oxide electric field is higher over the n+. Second, enhancement at the 
ga,te edge further augments the oxide field. 
• Electrons inject from the drain-to-channel space-charge region to the 
floating gate . . To facilitate injection, we apply a p-type bipolar-transistor 
base implant to the MOS transistor channel. This implant serves two 
functions. First, it increases the peak drain-to-channel electric field , 
thereby increasing the hot-electron population in the drain-to-channel 
depletion regioq.. Second, it raises the floating-gate voltage, causing the 
drain-to-gate oxide electric field to favor the transport of injected elec-
trons to the floating gate. Injection adds electrons to the floating gate, 
decreasing the synapse weight W. 
• Oxide uniformity and purity determine the initial matching between 
synapses, as well as the learning-rate degradations due to oxide trap-
ping. We therefore use the thermally grown gate oxicle for all Si02 carrier 
transport. 
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Figure 14.1 The n FET synapse, showing the electron tunneling and injection locations. 
The three diagrams are aligned vertically. Diagrams A and C are drawn to scale; for clarity, 
we have exaggerated the vertical scale in diagram B. In the 2µm Orbit process, the synapse 
length is 48µm, and the width is l 7µm. All voltages in the conduction-band diagram 
are referenced to the source potential , and we have assumed subthreshold channel currents 
(Is < lOOnA). Although the gate-oxide band diagram actually projects into the plane of 
the page, for clarity we have rotated it by 90° and have drawn it in the channel direction. 
When compared with a conventional nFET, the p-type substrate implant quadruples the 
MOS gate-to-channel capacitance. With a 50/ F interpoly capacitor as shown, the coupling 
coefficient between the poly2 control gate and the polyl floating gate is only 0.2. To 
facilitate testing, we enlarged the interpoly capacitor to lpF, thereby increasing the coupling 
to 0.8. 
14.2.2 The pFET Synapse 
Top and side views of the pFET synapse are shown in Fig. 14.2. Its principal 
features are the following: 
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Figure 14.2 The pFET synapse, showing the electron tunneling and injection locations. 
The well contact is not shown. Like we did in Fig. 14.1, we have aligned the three diagrams 
vertically, drawn diagrams A and C to scale, exaggerated the vertical scale in diagram B, ref-
erenced the voltages in the band diagram to the source potential, and assumed subthreshold 
(15 < lOOnA) operation. Whereas the tunneling process is identical to that in the nFET 
synapse, the injection process is different. As we describe in the text, we generate the elec-
trons for oxide injection by means of hole impact ionization at the transistor's drain. In the 
2µm Orbit process. the synapse length is 56µm, and the width is l6µm. With a 50/ F 
interpoly capacitor as shown, the coupling coefficient between the poly2 control gate and 
the polyl floating gate is only 0.25. We enlarged the interpoly capacitor to lpF in the test 
device, thereby increasing the coupling to 0.8. 
• Electrons tunnel from the floating gate to the tunneling implant through 
the 350A gate oxide. The tunneling implant is identical to that used in 
the nFET synapse. As in the nFET synapse, tunneling removes elec-
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trons from the Boating gate. However. because the pFET and nFET 
synapses are complementary, tunneling has the opposite effect on the 
pFET synapse: It decreases, rather than increases, the synapse weight 
w. 
• Electrons inject from the drain-to-channel space-charge region to the 
floating gate. Hole impact ionization generates the electrons for oxide in-
jection. Channel holes, accelerated in the drain-to-channel electric field, 
collide with the semiconductor lattice to produce additional electron-hole 
pairs. The liberated electrons, promoted to their conduction band by 
the collision, are expelled rapidly from the drain region by this same 
drain-to-channel electric field. Electrons that acquire more than 3.2eV 
of kinetic energy can, if scattered upward into the gate oxide, inject onto 
the Boating gate. As in the nFET synapse, injection adds electrons to 
the Boating gate: however, because the transistor is a pFET, injection 
increases, rather than decreases, the synapse weight W. 
• Like the nFET synapse, the pFET synapse uses gate oxide for all Si02 
carrier transport. 
14.3 THE GATE-CURRENT EQUATION 
We intend to build silicon learning systems using subthreshold synapse transis-
tors. Because the learning behavior of any such system is determined in part 
by the tunneling and injection processes that alter the stored weights, we have 
investigated these processes over the subthreshold operating regime. 
14.3.l The Tunneling Process 
The tunneling process, for the nFET and pFET synapses, is shown in the 
energy-band diagrams [9] of Figs. 14.1 and 14.2, respectively. In F.:"J tunnel-
ing, a potential difference between the tunneling implant and the Boating gate 
reduces the effective oxide thickness, facilitating electron tunneling from the 
floating gate, through the Si02 barrier, into the oxide conduction band. These 
electrons are then swept over to the tunneHng implant by the oxide electric 
field. We apply positive high voltages to the tunneling implant to promote 
electron tunneling. 
14.3.2 The Tunneling Equation 
The data of Fig. 14.3 show tunneling gate current versus the reciprocal of the 
voltage across the tunneling oxide. We fit these data with an FN fit [16, 22]: 
I - v2 -~ 9 - 'P oxe oz (14.2) 
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Figure 14.3 Tunneling (gate) current lg versus l / Vox- We define Vox to be the potential 
difference between the tunneling junction and the floating gate. We normalized the data 
to the tunneling-junction gate-to-n+ edge length, in lineal microns, for reasons that we 
discuss in the text. Our empirical fit (solid line) employs a built-in voltage, Vbi· to fit the 
experimental data more closely; we also show the conventional Fowler-Nordheim fit (dashed 
line) for comparison . 
where lg is the gate current; V ox is the oxide voltage; Vt = 928V is consistent 
with a recent survey [18] of Si02 tunneling, given the 350A gate oxide; and <p 
is a fit parameter. We also show an empirical fit , in which we add a built-in 
potential, Vbi, to the FN equation, to fit the experimental data more closely: 
(14.3) 
where {- Vii , and V0 are fit constants. 
We normalized the data of Fig. 14.3 to the gate-to-n+ edge length, in lineal 
microns, because the floating gate induces a depletion region in the lightly 
doped n - well, reducing the effective oxide voltage, and with it the tunneling 
current. Because the gate cannot appreciably deplete the n+ well contact, 
the oxide field is higher .where the self-aligned floating gate overlaps the n + -
Because FK tunneling increases exponentially with oxide voltage, tunneling in 
the synapse transistors is primarily an edge phenomenon. 
14.3.3 The Hot-Electron Injection Process 
The bot-electron injection process [20], for both the nFET and pFET synapses, 
is shown in the energy-band diagrams of Figs. 14.l and 14.2, respectively. Elec-
trons inject from the transistor channel, over the 3.2V Si - Si02 work-function 
barrier, into the oxide conduction band. These electrons then are swept over 
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to the floating gate by the oxide electric field. Successful injection, for both 
the nFET and pFET synapses, requires that the following three conditions be 
satisfied: (1) the electrons must possess the 3.2eV required to surmount the 
Si - Si02 barrier, (2) the electrons must scatter upward into the gate oxide, and 
(3) the oxide electric field must be oriented in the proper direction to transport 
the electrons to the floating gate. 
n FET Inject ion. In a conventional n-type MOSFET, requirements 1 and 
2 are readily satisfied. We merely operate the transistor in its subthreshold 
regime, with a drain-to-source voltage greater than about 3V. Because the 
subthreshold channel-conduction band is flat, the drain-to-channel transition is 
steep and the electric field is large. Channel electrons are accelerated rapidly 
in this field: a fraction of them acquire the 3.2eV required for hot-electron 
injection. A fraction of these 3.2eV electrons naturally scatter, by means of 
collisions with the semiconductor lattice, upward into the gate oxide. 
It is principally requirement 3 that prevents injection in a conventional 
nFET. Subthreshold operation typically implies gate-to-source voltages less 
than 0.8V. With the drain at 3V, and the gate at 0.8V, the drain-to-gate elec-
tric field opposes transport of the injected electrons to the floating gate. The 
electrons are instead returned to the drain. 
In the synapse transistor, we promote the transport of injected electrons to 
the floating gate by increasing the bulk channel doping. The additional dopant 
increases the channel surface-acceptor concentration, raising the transistor's 
threshold voltage from 0.8V to 6V. With the drain at 3V, and the gate at 6V, 
the channel current still is subthreshold, but now the oxide electric field sweeps 
injected electrons over to the floating gate, rather than returning them to the 
silicon surface. 
p FET Injection . Because the pFET channel current comprises holes, pFET 
hot-electron injection is different from nFET inject ion. We accelerate channel 
holes in the drain-to-channel depletion region of a subthreshold pFET. A frac-
tion of these holes collide with the semiconductor lattice at energies sufficient 
to liberate additional electron-hole pairs. The ionized electrons, promoted to 
their conduction band by the collision, are expelled from the drain by the drain-
to-channel electric field. If these ionized electrons are expelled with more than 
3.2eV of kinetic energy, they can inject onto the floating gate. 
In the pFET synapse, like in the nFET, injection requirements 1 and 2 are 
easily satisfied. We merely operate the transistor in its subthreshold regime, 
with a drain-to-source voltage greater than about 6V. The higher drain-voltage 
requirement, when compared with the nFET synapse, is a consequence of the 
two-step injection process. 
In a subthreshold pFET, the gate-to-source voltage typically is less than 
1 V; if the drain-to-source voltage exceeds 6V, the gate voltage must exceed 
the drain voltage by at least 5V. The oxide electric field supports strongly the 
transport of injected electrons to the floating gate. and requirement 3 is always 
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satisfied. Unlike conventional nFET transistors, conventional pFET transistors 
naturally inject electrons onto their floating gates (at sufficient drain-to-source 
voltages) ; we do not need to add a special channel implant to facilitate injection. 
14.3.4 The Injection Equation 
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Figure 14.4 Injection efficiency versus dra in-to-channel voltage, for both the n FET and 
p FET synapses. We held the gate-to-channel voltages fixed during the experiments. For 
the nFET , Vgc = 5.66V; for the p FET, Vgc = l.95V. In the n FET synapse, when the 
drain voltage exceeds the floating-gate voltage, the oxide E-field tends to return the injected 
electrons to the silicon surface, rather than transporting them to the floating gate. As a 
result. for drain-to-channel voltages near Vgc = 5.66V, the n FET data deviate from the 
fit . 
The data of Fig. 14.4 show injection efficiency (gate current divided by 
source current) versus drain-to-channel potential, for both the nFET and pFET 
synapses. The data are plotted as efficiency because, for both devices, the gate 
current is linearly proportional to the source current over the entire subthresh-
old range. Because the hot-electron injection probability varies with the drain-
to-channel potential, we reference all terminal voltages to the channel. We can 
re-reference our results to the source terminal using the relationship between 
source and channel potential in a subthreshold MOSFET [2, 8]: 
(14.4) 
where '11 is the channel potential. V19 is the floating-gate voltage, "' is the 
coupling coefficient from the floating gate to the channel, and '110 derives from 
the MOS process parameters. 
For both synapses, the injection efficiency is independent, to first-order , of 
the floating-gate-to-channel voltage. as long as V19 > Vd (where V19 and Vd 
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are the floating gate and drain voltages, respectively). In the pFET synapse, 
this condition is always satisfied. In the nFET synapse, this condition is not 
necessarily satisfied; the data of Fig. 14.4 show what happens when we sweep 
the nFET drain from voltages much less than V19 , to voltages much greater 
than V19 . As Vd approaches V19 , the oxide voltage becomes small, and the gate 
current drops. 
We fit the injection data of Fig. 14.4 empirically; we are currently analyzing 
the relevant electron-transport physics to derive equivalent analytic results. For 
the nFET synapse, we chose not to fit the region where Vd > V19 because, at 
such high drain voltages, the gate currents are too large for use in a practical 
learning system. For both synapses, then, 
(14.5) 
where Vdc is the drain-to-channel potential and ry, V.13 , and V,., are measurable 
device parameters. 
14.3.5 The Gate-Current Equation 
Because the tunneling and injection gate currents flow in opposite directions, 
we obtain the final gate-current equation, for both synapses, by subtracting 
Eqn. 14.5 from Eqn. 14.2 : 
(14.6) 
The principal difference between the nFET and pFET synapses is the sign of 
the learning. In the nFET, tunneling increases the weight, whereas injection 
decreases it: in the pFET, tunneling decreases the weight, whereas injection 
increases it. 
14.3.6 Impact Ionization 
We choose source current as the synapse output. Because, for both synapses, 
the activation energy for impact ionization is less than the barrier energy for 
injection, a drain-to-channel electric field that generates injection electrons also 
liberates additional electron-hole pairs [21]. For both synapses, the drain cur-
rent therefore can exceed the source current. If we choose drain current, rather 
than source current, as the synapse output, we can rewrite the gate-current 
equation in terms of drain current using a (modified) lucky-electron [24] for-
mulation: 
Id = Is ( 1 + €e - J vd~".! v, ) 
where Id is the drain current and c, Vm , and ~ are measurable device 
parameters. In Fig. 14.5, we plot impact-ionization data for both synapses. 
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Figure 14.5 Impact ionization versus drain-to-channel potential, for both the nFET and 
pFET synapses. Impact ionization in the nFET is markedly more efficient than in the p FET, 
for two reasons. First, as a consequence of its bulk p-type substrate implant, the n FET 
synapse experiences a higher drain-to-channel electric field than does the p FET, thereby 
increasing the ionization likelihood . Second, the impact-ionization process is naturally more 
efficient for electrons (the n FET charge carriers} than it is for holes (the pFET charge 
carriers). 
14.4 SYNAPTIC ARRAYS 
A synaptic array, with a synapse transistor at each node, can form the basis of 
a silicon learning system. We fabricated simplified 2 x 2 arrays to investigate 
synapse isolation during tunneling and injection, and to measure the synapse 
weight-update rates . Because a 2 x 2 array uses the same row-column addressing 
employed by larger arrays, it allows us to characterize the synapse isolation and 
weight-update rules completely. 
14.4.l The nFET'Array 
The nFET array is shown in Fig. 14.6. We chose, from among the many 
possible ways of using the array, to select source current as the synapse output, 
and to turn off the synapses while tunneling. We applied the voltages shown 
in Table 14.l to read, tunnel, or inject synapse {l, l} selectively, while ideally 
leaving the other synapses unchanged. 
The tunneling and drain terminals of the array synapse transistors connect 
within rows, but not within columns. Consequently, the tunneling and injec-
t ion crosstalk between column synapses is negligible. A synapse's tunneling 
gate current increases exponentially with the oxide voltage V0 x, (V0 x, in turn, 
decreases linearly with V19 ), and the hot-electron gate current increases lin-
early with the channel current ls , (Is , in turn, increases exponentially with 
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Figure 14.6 A 2 x 2 array of nFET syna pses. Because the row synapses share common 
tunneling and drain wires, tunneling or injection at one row synapse can cause undesired 
tunneling or injection at other row synapses. 
Table 14.l T he terminal voltages that we applied to the array of Fig. 14.6, to obtain the 
data of Figs. 14.7 and 14.8. 
col 1 col 1 col 2 col 2 row 1 row 1 row 2 row 2 
gate source gate source drain tun drain tun 
read +5 0 0 0 +1 0 0 0 
tunnel 0 0 +5 0 0 +31 0 0 
inject +5 0 0 0 3.15 0 0 0 
V19 ) . Consequently, the isolation between row synapses increases exponen-
tially with the voltage differential between their floating gates. By using 5V 
control-gate inputs, we achieve about a 4V differential between the floating 
gates of selected and deselected synapses; the resulting crosstalk between row 
synapses is < 0.01 % for all operations. 
To obtain the data in Fig. 14. 7, we initially set all four synapses to Is = 
lOOpA. We tunneled the {1, 1} synapse up to lOOnA, and then injected it back 
down to lOOpA , while measuring the source currents of the other three synapses. 
As expected, the row 2 synapses were unaffected by either the tunneling or the 
injection. Coupling to the {1, 2} synapse also was small. 
To obtain the data in Fig. 14.8, we first set all four synapses to Is = lOOnA. 
We injected the {1, 1} synapse down to lOOpA. and then tunneled it back up 
to 1 OOnA. As in the experiment of Fig. 14. 7, crosstalk to the other synapses 
was negligible. Our large (lpF) gate capacitors provide 80% voltage coupling 
between a synapse's control and floating gates, minimizing crosstalk at the 
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Figure 14. 7 Isolation in a 2 X 2 array of nFET synapses. Source current is t he synapse 
output. The { 1, 1} synapse first is tunneled up to lOOnA. then is injected back down 
to lOOpA. The tunneling voltage, referenced to the substrate potential, is Viun = 31 V; 
the injection voltage is Vds = 3.l5V. Crosstalk to the {l , 2} synapse, defined as the 
fractional change in the {l , 2} synapse divided by the fractional change in the {l , l} 
synapse, is 0.0063 during t unneling, and is 0.0023 during injection. 
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Figure 14.8 Results from the same experiment as in Fig. 14.7, but here the {l , 1} synapse 
first is injected down to lOOpA. then is tunneled back up to lOOnA. Crosstalk to the {l , 2} 
synapse is 0.0013 during injection, and is 0.0023 during tunneling. 
expense of increased size and decreased weight-update rates. We intend to 
fabricate future synapses with smaller gate capacitors. 
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14.4.2 The p FET Array 
colwnn I 
source 
column I column 2 
gate source 
column2 
gate 
row I drain>-+-- ---+----+-----+-
row 2 runneling >--+-- - -+--+----+------+-
Figure 14.9 A 2 x 2 array of pFET synapses. T he well connections are not shown. As 
in t he n FET array, because t he row synapses share common tunneling and drain wires, 
tunneling or injection at one row synapse can cause undesi red tunneling or injection at other 
row synapses. 
The pFET array is shown in Fig. 14.9. We grounded the p-type substrate, 
applied +12V to the n-type well, and referenced all terminal voltages to the 
well potential. 
Table 14.2 T he terminal voltages that we applied to t he array of Fig. 14.9, to obtain t he 
data of Figs. 14.10 and 14.11. 
col 1 col 1 col 2 col 2 row 1 row 1 row 2 row 2 
gate source gate source drain tun drain tun 
read -5 0 0 0 -5 0 0 0 
tunnel -5 0 0 0 -5 +28 0 0 
inject -5 0 -4 0 -9.3 0 0 0 
We again chose source current as the synapse output, but we left the pFET 
synapses turned on while tunneling, rather than turning them off like we did 
for the nFET array experiment. We applied the voltages shown in Table 14.2 
to read, tunnel, or inject synapse {l, l} selectively, while ideally leaving the 
other synapses unchanged. 
To obtain the data in Fig. 14.10, we initially set all synapses to Is = lOOpA. 
We injected the {l , 1} synapse up to lOOnA, and then tunneled it back down to 
lOOpA. To obtain the data in Fig. 14.11, we performed the opposite experiment. 
0 500 
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{ 1, I} synapse 
{ 1,2} synapse 
{2, I} and {2,2 ) synapses 
1000 
time (s) 
1500 2000 
Figure 14.10 Isolation in a 2 x 2 array of pFET synapses. Source current is the synapse 
output. The {1, 1} synapse first is injected up to lOOnA. then is tunneled back down to 
lOOpA. The injection voltage is Vds = -9.3V; the tunneling voltage, referenced to the 
well potential, is lftun = 28V. Crosstalk to the {1 , 2} synapse, defined as the fractional 
change in the {1 , 2} synapse divided by the fractional change in the {1 , 1} synapse, is 
0.016% during injection , and is 0.007% during tunneling. 
0 500 
{2,1} and {2,2) synapses 
{ 1,2} synapse 
{l,l} synapse I . 
1000 
time (s) 
1500 2000 
Figure 14.11 Results from the same experiment as in Fig. 14.10, but here the {1 , 1} 
synapse first is tunneled down to lOOpA. then is injected back up to lOOnA. Crosstalk to 
the {1 , 2} synapse is 0.005% during injection, and is 0.004% during tunneling. 
For the pFET array, like for the nFET array, the crosstalk between column 
synapses was negligible, and the crosstalk between row synapses was small. 
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When we injected the {l, l} synapse, we applied -4V, rather than OV, to 
the {l, 2} synapse's control gate. We did so because hot-electron injection 
can occur in a pFET synapse by a mechanism different from that described 
in Section 14.3: If the floating-gate voltage exceeds the well voltage, and the 
drain-to-channel potential is large, electrons can inject onto the floating gate 
by means of a non-destructive avalanche-breakdown phenomenon [23J at the 
MOS surface. 
14.5 THE SYNAPSE WEIGHT-UPDATE RULE 
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Figure 14.12 The magnitude of the temporal derivative of the source current versus the 
source current, for an n FET synapse with a continuous tunneli ng-oxide current. We tunneled 
the { 1, 1} synapse up as in Fig. 14. 7, with the source at ground and the ground-referenced 
tunneling voltage stepped from 29V to 35V in 1 V increments. T he mean slope is +0.83. 
We repeated the experiments of Figs. 14.7 and 14.10, for several tunneling 
and injection voltages; in Figs. 14.12 through 14.15 we plot, for t he nFET and 
pFET synapses, t he magnitude of the temporal derivative of the source current 
versus the source current. We held the control-gate input Vin fixed during these 
experiments; consequently, the data show the synapse weight updates oW / ot, 
as can be seen by differentiating Eqn. 14.1. Starting from the gate-current 
equation, Eqn. 14.6, we now derive weight-update rules that fit these data. 
14.5.l Tunneling 
We begin by taking the temporal derivative of t he synapse weight W , where 
W = exp(Q19 / Qr): 
ow w oQ19 w 
-------! Ot - Qr ot - Qr g (14.7) 
·= 
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Figure 14.13 T he magnitude of the temporal derivative of the source current versus the 
source current, for an nFET synapse with a continuous hot-electron oxide current. We 
injected the {l, l} synapse down as in Fig. 14.7, with the source at ground and the grou nd-
referenced drain voltage stepped from 2.9V to 3.5V in 0.1 V increments. The mean slope 
is -1. 76; we have added the minus sign because the synapse weight is injecting down. 
-9 
10 
-17 10 ~--10~~~~~~~--9~~~~~~~~-8~~~~~~~-7 
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source current (A) 
Figure 14.14 The magnitude of the temporal derivative of the source current versus 
the source current, for a pFET synapse with a continuous tunneling-oxide current. We 
tunneled the {1, l} synapse down as in Fig. 14.10, with the source and well at + 12V and 
the tunneling voltage, referenced to the well potential, stepped from 26V to 32V in 1 V 
increments. The mean slope is -0.99; we have added the minus sign because the synapse 
weight is tunneling down . 
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Figure 14.15 The magnitude of the temporal derivative of the source current versus the 
source current, for a pFET synapse with a continuous hot-electron oxide current. We 
injected the {l, l} synapse up as in Fig. 14.10, with the source and well at + 12V and 
the drain voltage, referenced to the source potential , stepped from -8.0V to - 11.0V in 
-0.5V increments. The mean slope is +l.89. 
In Appendix A.I , we substitute for the tunneling gate current using 
Eqn. 14.3, and solve for the t unneling weight-update rule: 
8W ~ _l_w(l-u) 
Ot Ttun 
(14.8) 
where a and Ttun are defined in Eqns. 14.A.3 and 14.A.4, respectively. Equa-
tion 14.8 fits the tunneling weight-update data for both synapses. In the nFET 
synapse, 0.12 < a < 0.22; in the pFET, 0.01 < a < 0.05. 
14.5.2 Injection 
We begin with 8W/ 8t from Eqn. 14.7. In Appendix A.2, we substitute for the 
injection gate current using Eqn. 14.5, and solve for the injection weight-update 
rule: 
8W = __ 1_wc2-~> 
Ot Tinj (14.9) 
where £ and Tinj are defined in Eqns. 14.A.8 and 14.A.9, respectively. Equa-
tion 14.9 fits the injection weight-update data for both synapses. In the nFET 
synapse, 0.14 < £ < 0.28; in the pFET, 0.08 < £ < 0.14_ 
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14.5.3 The Weight-Update Rule 
We obtain the synapse weight-update rule by adding Eqns. 14.8 and 14.9, with 
a leading (±) added because the sign of the updates is different in the nFET 
and pFET synapses: 
8W ~ ± [-1-wci-u) __ 1_wc2-e)J 
8t Ttun Tinj 
(14.10) 
For nFET synapses, we use the ( +) in Eqn. 14.10; for pFET synapses, we 
use the(-). 
14.5.4 Learning-Rate Degradation 
Si02 trapping is a well-known issue in floating-gate transistor reliability [3J. In 
digital EEPROMs, it ultimately limits the transistor life. In the synapses, trap-
ping decreases the weight-update rate. However, because a synapse's weight W 
is exponential in its floating-gate charge Q19 (see Eqn. 14.1), the synapses in a 
subthreshold-MOS learning system will transport only small quantities of total 
oxide charge over the system lifetime. We tunneled and injected l nC of gate 
charge in both synapses, and measured a"' 203 drop in both the tunneling and 
injection weight-update rates. Because lnC of charge represents an enormous 
change in synapse weight , we believe that oxide trapping can be ignored safely. 
14.6 CONCLUSION 
We have described complementary single-transistor silicon synapses with non-
volatile analog memory, simultaneous memory reading and writing, and bidirec-
tional memory updates that are a function of both the applied terminal voltages 
and the present synapse output. We have fabricated two-dimensional synaptic 
arrays, and have shown that we can address individual array nodes with good 
selectivity. We have derived a synapse weight-update rule, and believe that we 
can build autonomous learning systems, that combine single-transistor analog 
computation with weight updates computed both locally and in parallel, with 
these devices. Finally, we anticipate that our single-transistor synapses will 
allow the development of dense, low-power, silicon learning systems. 
Appendix: A 
A.1 THE TUNNELING WEIGHT-UPDATE RULE 
We begin with the temporal derivative of the synapse weight W (see Eqn. 14.7): 
8W _WI 
8t - Qr 9 
We substitute Eqn. 14.3 for the gate current ! 9 : 
(14.A.l) 
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i5W €W _ __x.,_ 
- = -(V, + Vib ·)2e Voz+Vb; i5t Qr ox ' 
We substitute V0 x = Viun - V19 (where Viun and V19 are the tunneling-node 
and floating-gate voltages, respectively) , assume that Viun +Vii » Vfg· expand 
the exponent by (1 - x)-1 ~ 1 + x, and solve: 
i5W €W -Vq VoVfll 
- ~ - (V,t + Vj._ - v, )2e Vtun+Vb, ( Vcun+Vb,)2 i5t Qr un .,. g 
We substitute v,g = UtQJg / KQr , and solve for the tunneling weight-update 
rule: 
(14.A.2) 
where 
(14.A.3) 
Because, for subthreshold source currents, the floating-gate voltage changes 
slowly, we approximate (Viun +Vii - V19 ) 2 to be a constant, independent of 
W , and define 
(14.A.4) 
Finally, we substitute Ttun into Eqn. 14.A.2, to get the tunneling weight-
update rule: 
i5W ~ _l_w(l-a) 
i5t Ttun 
A.2 THE INJECTION WEIGHT-UPDATE RULE 
We begin by rewriting a synapse transistor's drain-to-channel potential, Vdc, 
in terms of Vds and I 5 • In a subthreshold floating-gate MOSFET, the source 
current is related to the floating-gate and source voltages [18] by 
(14.A.5) 
Using Eqns. 14.4 and 14.A.5, we solve for the surface potential Ill in terms 
of Is and V8 : 
Ill = Vs + Ill 0 + Ut In ( ~: ) 
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We now solve for Vdc: 
(14.A.6) 
The injection gate current ! 9 is given by Eqn. 14.5. We add a minus sign 
to the gate current, because hot-electron injection decreases the floating-gate 
charge, and substitute for Vdc using Eqn. 14.A.6: 
I __ J -( vd,+v'1->¥~-u,1n(4;))
2 
9 - T/ se 
__ 1 -(vd.+~ 'l'o r[1-vd.+'i>~ 'l'o1n(¥o)r2 
- T/ se 
We expand the exponent by (1 - x)-2 :::::: 1 + 2x, substitute for Is using 
Eqn. 14.1, and solve: 
(14.A.7) 
where 
2UtVJ 
e: = -----'- --(Vds + V,., - \110 ) 3 (14.A.8) 
We substitute Eqn. 14.A.7 into oW/ot, Eqn. 14.A.l , 
We define 
(14.A.9) 
Finally, we substitute Tinj into Eqn. 14.A.9 to get the injection weight-update 
rule: 
oW = __ 1_wc2-c) 
Ot Tinj 
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